











Lista circuitos digitais (3)



b) $(\bar{A}\bar{B} + \bar{A} + C)(\bar{A} + C) = (\bar{A}\bar{B} + \bar{A} + C)(\bar{A}\bar{C})$
 $(\bar{A} + \bar{B} + C)(\bar{A}\bar{C}) = (\cancel{\bar{A}} + \bar{A}\bar{B} + AC)\bar{C} = \bar{A}\bar{B}\bar{C} + \bar{A}C\bar{C} = \bar{A}\bar{B}\bar{C}$






c) com NAND:













b) $(\bar{A}\bar{B} + C)(\bar{D} + E) = (\bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C})(\bar{D} + E) = ABC\bar{D} + ABCE + (\bar{A} + \bar{B})\bar{C}\bar{D} + (\bar{A} + \bar{B})\bar{C}E$
 $ABC\bar{D} + ABCE + \bar{A}\bar{C}\bar{D} + \bar{B}\bar{C}\bar{D} + \bar{A}\bar{C}E + \bar{B}\bar{C}E$

A B C D E



b) $AB + CD(A + B)$
 $AB + CDA + CDB$





4) a) $\bar{Y}Z \quad \bar{Y}Z \quad YZ \quad Y\bar{Z}$

X	1	0	0	1
X	1	0	1	1

$\bar{X}Y + \bar{Z}$

b) $\bar{Z}\bar{W} \quad \bar{Z}W \quad ZW \quad Z\bar{W}$

$\bar{X}\bar{Y}$	1	1	0	1
$\bar{X}Y$	1	0	0	1
$X\bar{Y}$	1	0	0	1
$X\bar{Y}$	1	1	0	1

$\bar{W} + \bar{Z}\bar{Y}$

c) $\bar{C}\bar{D} \quad \bar{C}D \quad CD \quad C\bar{D}$

$\bar{A}\bar{B}$	1	0	0	1
$\bar{A}B$	0	0	1	0
AB	0	1	0	0
$A\bar{B}$	1	0	0	1


$\bar{B}\bar{D} + ABCD = \bar{ABC}D$

d) $\bar{T}\bar{J} \quad \bar{T}J \quad TJ \quad T\bar{J}$

$\bar{G}\bar{H}$	0	1	1	0
$\bar{G}H$	1	0	0	1
$G\bar{H}$	1	0	0	1
GH	0	1	1	0

e) $\bar{T}\bar{J} \quad \bar{T}J \quad TJ \quad T\bar{J}$



$\bar{G}\bar{H}$	0	1	1	0
$\bar{G}H$	1	1	1	1
$G\bar{H}$	1	1	1	1
GH	0	1	1	0



HJ + JH = H ⊕ J

H + J

5) a) $\bar{C}\bar{D} + ABC$



6)

3b- $A + (B+C)(A+B)$
 $A + AB + B + ACD + BCD$
 $CD(A+B) + A(1+B) + B$
 $AB + B + CD(A+B)$
 $B(A+1) + CD(A+B)$
 $AB + ACD + BCD$

(vide circuito 3b)

$\bar{C}\bar{D} \quad \bar{C}D \quad CD \quad C\bar{D}$


$\bar{A}\bar{B}$	0	0	0	0
$\bar{A}B$	0	0	1	0
AB	1	1	1	1
$A\bar{B}$	0	0	1	0

$$3g) x = A(B \oplus C)$$

$$= A(\bar{B}C + B\bar{C})$$

$$= A\bar{B}C + ABC$$

	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
\bar{C}	0	0	1	0
C	0	0	0	1



$$3h) x = (\bar{A} + \bar{B})(C \oplus (A + \bar{D}))$$

$$(\bar{A}\bar{B})[\bar{C}(A + \bar{D}) + C(\bar{A} + \bar{D})]$$

$$(\bar{A}\bar{B})[\bar{C}A + \bar{C}\bar{D} + C(\bar{A}\bar{D})]$$

$$\bar{A}\bar{B}(\bar{C}A + \bar{C}\bar{D} + C\bar{A}D)$$

$$\cancel{\bar{A}\bar{B}CA} + \cancel{\bar{A}\bar{B}\bar{C}\bar{D}} + \bar{A}\bar{B}CD$$

$$\bar{A}\bar{B}(\bar{C}\bar{D} + CD) = \bar{A}\bar{B}(C \oplus D)$$

(vide circuito 3f)

forma mínima: $\bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}CD$

$\bar{C}\bar{D}$ $\bar{C}D$ CD $C\bar{D}$

$\bar{A}\bar{B}$	1	0	1	0
$\bar{A}B$	0	0	0	0
AB	0	0	0	0
$A\bar{B}$	0	0	0	0

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	0	1
$\bar{A}B$	1	1	0	1
AB	1	1	0	1
$A\bar{B}$	0	1	0	1

$$3j) x = A \oplus B + \bar{C}B + \bar{A}$$

$$= \bar{A}\bar{B} + A\bar{B} + \bar{C}B + \cancel{\bar{A}}$$

$$= \bar{A}\bar{B} + A\bar{B} + \bar{C}B$$

	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
\bar{C}	0	1	1	1
C	0	1	0	1

vide
circuitos
3k

$$3j) x = ((A + \bar{B} \oplus D)(\bar{C} + A) + B)\bar{A} + \bar{B}$$

$$=((A + \bar{B}D + \bar{B}\bar{D})(\bar{C} + A) + B)\bar{A}\bar{B}$$

$$=((A + (\bar{B} + \bar{D})(B + D))(\bar{C} + A) + B)\bar{A}\bar{B}$$

$$=((A + \cancel{BB} + \bar{B}D + \bar{D}B + \cancel{DD})(\bar{C} + A) + B)\bar{A}\bar{B}$$

$$=(\cancel{AC} + \cancel{AA} + \bar{B}DC + \bar{B}DA + \bar{DB}\bar{C} + \cancel{DBA} + \cancel{B})\bar{A}\bar{B}$$

$$=(\bar{A}\bar{C} + \bar{A}\bar{B}\bar{C}D + \cancel{\bar{A}\bar{A}\bar{B}D} + \cancel{\bar{A}\bar{B}\bar{C}\bar{D}} + \bar{A}\bar{B}\bar{D})\bar{B}$$

$$=\cancel{\bar{A}\bar{B}\bar{C}D} + \cancel{\bar{A}\bar{B}\bar{C}\bar{D}} + \cancel{\bar{A}\bar{B}\bar{D}}$$

$$=\bar{A}\bar{B}\bar{C}D \quad (\text{vide circuito 3f})$$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	0	0
$\bar{A}B$	0	0	0	0
AB	0	0	0	0
$A\bar{B}$	0	0	0	0

7) Circuito montado com logisim


8) somador ripple carry de n bits

- sem carry in: menor somador (HA)

a_0	b_0	S_0	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{saída } S_0: A \oplus B$$

$$\text{Cout} = AB$$



1 porta AND de 2 entradas



1 porta XOR de 2 entradas

- Com carry in: somador completo (FA)

C_{in}	a_0	b_0	S_0	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = A \oplus B \oplus C$$


$$\text{Cout} = AB + BC + AC$$




3 portas AND de 2 entradas

1 porta XOR de 3 entradas

1 porta OR de 3 entradas



9) 8 somadores completos de 4 bits em cascata (carry in do somador i recebe carry out do somador $i-1$, $0 < i \leq n-1$)




10) Substrator completo de n bits:

Lembrar que a subtração pode ser feita com complemento de 2:

$$B - A = B + \bar{A} + 1$$

Colocar carry in = 1 para o LSB



11) Feito no logisim

12) Palavra $x = x_{n-1}x_{n-2} \dots x_1x_0$ em complemento de 2

$$F_2 := \text{fx} < 0$$

$$F_2 = x_{n-1}$$

$$F_1 := \text{fx} = 0$$

$$F_1 = \overline{x_{n-1}} (x_{n-2} + x_{n-3} + \dots + x_0)$$

$$F_0 := \text{fx} > 0$$

$$F_0 = \overline{x_{n-1}} (x_{n-2} + x_{n-3} + \dots + x_0)$$

Isso é: MSB (x_{n-1}) define o sinal da palavra:



$$\begin{aligned} x_{n-1} = 1 \text{ é negativo} \\ \left\{ \begin{array}{l} F_2 = 1 \\ F_1 = 0 \\ F_0 = 0 \end{array} \right. \end{aligned}$$


$x_{n-1} = 0$ é não negativo $F_2 = 0$

Para decidir se é positivo ou zero:

$x_{n-1} = 0$ e todos os demais bits (x_{n-2}, \dots, x_0) = 0 é zero $\left\{ \begin{array}{l} F_2 = 0 \\ F_1 = 1 \\ F_0 = 0 \end{array} \right.$

$x_{n-1} = 0$ e pelo menos um bit (x_{n-2}, \dots, x_0) = 1 é positivo $\left\{ \begin{array}{l} F_2 = 0 \\ F_1 = 0 \\ F_0 = 1 \end{array} \right.$







- 14) Overflow (V) para números sem sinal: carry out = 1
 ✓ para números com sinal em complementos de 2:
 - se os números tem sinais opostos, nunca ocorre overflow
 - se os números têm o mesmo sinal e o MSB da soma tem sinal diferente, ocorre overflow.

Uma maneira mais simples: observar carry in e carry out do MSB:

Cin	Cout	V
0	0	0
0	1	1
1	0	1
1	1	0

- quando carry in = 0 e ocorre carry out = 1 significa que $x_{n-1} = y_{n-1}$ são ambos negativos (1) e MSB da soma é 0 \Rightarrow overflow
- quando carry in = 1 e ocorre carry out = 0 significa que $x_{n-1} = y_{n-1}$ são ambos positivos (0) e MSB da soma é 1 \Rightarrow overflow.




16) Entradas: $n+1$

$(x_{n-1}, x_{n-2}, \dots, x_0, y)$

Saídas: n

$(z_{n-1}, z_{n-2}, \dots, z_0)$

para $n=1$



y	x_0	z_0
0	0	0
0	1	0
1	0	0
1	1	1


$$z_i = \begin{cases} 0 & \text{se } y = 0 \\ x_i & \text{se } y = 1 \end{cases}$$

$$t_i, 0 \leq i \leq n-1$$

$$z_0 = y \cdot x_0$$

$$\overbrace{x_0}^y \Rightarrow z_0$$

para $n=2$




y	x_1	x_0	z_1	z_0
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	1
1	1	0	1	0
1	1	1	1	1

$$z_1 = y x_1 \bar{x}_0 + y \bar{x}_1 x_0 = y x_1$$

$$z_2 = y \bar{x}_1 \bar{x}_0 + y x_1 \bar{x}_0 = y x_0$$

Seletor de $n+1$ entradas:


$\# n$ ($x_{n-1} \dots x_0$)



$$z_i = y \cdot x_i$$

$$t_i, 0 \leq i \leq n-1$$

17) $a, a_0 \quad b, b_0$



$s_{n-1} \dots s_0$

c_{out}

para n bits

$a_{n-1} a_{n-2} \dots a_1 a_0$

$b_{n-1} b_{n-2} \dots b_1 b_0$

$2n$ produtos canônicos
de entrada no somador completo


18) Codificador 2 para 4

$2 \times 1 :$


x_0	x_1	D_0
0	1	0
1	0	1

$$D_0 = x_1$$

entradas ativas
nível alto



entradas ativas
nível baixo



demais entradas da Tabela resultam em don't care


4×2

x_3	x_2	x_1	x_0	D_1	D_0
0	0	0	1	0	0
0	0	1	0	0	①
0	1	0	0	①	0
1	0	0	0	①	①




$$A_1 = x_2 + x_3$$

$$D_0 = x_1 + x_3$$

entradas em
nível alto



entradas em
nível baixo



8×2

x_7	x_6	x_5	x_4	x_3	x_2	x_1	x_0	D_0	D_1	D_2
0	0	0	0	0	0	1		0	0	0
0	0	0	0	0	0	1	0	0	0	①
0	0	0	0	0	1	0	0	0	①	0
0	0	0	0	1	0	0	0	0	①	①
0	0	0	1	0	0	0	0	0	①	①
0	0	0	1	0	0	0	0	0	①	0
0	0	1	0	0	0	0	0	0	①	0
0	1	0	0	0	0	0	0	0	①	①
1	0	0	0	0	0	0	0	0	①	①


$$A_2 = x_4 + x_5 + x_6 + x_7$$

$$M = x_2 + x_3 + x_6 + x_7$$




$$D_0 = x_1 + x_3 + x_5 + x_7$$

Para entradas em nível baixo, haverá apenas uma entrada ativa em 0, as demais entradas ficam em 1



entradas em nível baixo



entradas em nível alto




19) a) MUX 16x4 com MUX 4x1: b) MUX 16x2 com MUX 2x1:



20) a) Demux usando decodificadores:

Entrada	Saídas
A_0	$y_1 \quad y_0$
0	0 1
1	1 0


$y_0 = \bar{A}_0$
 $y_1 = A_0$



b) 1x4 Demux usando decoder 2x4

$S_1 \quad S_0$	$y_3 \quad y_2 \quad y_1 \quad y_0$
0 0	0 0 0 1
0 1	0 0 1 0
1 0	0 1 0 0
1 1	0 0 0 0

$$\begin{aligned}
 y_0 &= \bar{S}_1, \bar{S}_0 \\
 y_1 &= \bar{S}_1, S_0 \\
 y_2 &= S_1, \bar{S}_0 \\
 y_3 &= S_1, S_0 \\
 (\text{minimizando}) \quad S_1 & \quad S_0 \\
 & \quad | \quad | \\
 & \quad \oplus \quad \oplus \\
 & \quad | \quad | \\
 & \quad D \quad D \\
 & \quad | \quad | \\
 & \quad y_0 \quad y_1 \\
 & \quad | \quad | \\
 & \quad D \quad D \\
 & \quad | \quad | \\
 & \quad y_2 \quad y_3
 \end{aligned}$$




c) 1x8 Demux usando Decoder 3x8

\Rightarrow 8 saídas do decoder ($y_7 \dots y_0$)
AND E fornecem saídas do Demux $D_7 \dots D_0$


d) 1x16 Demux usando Decoder 4x16

\Rightarrow 16 saídas do decoder ($y_{15} \dots y_0$)
AND E fornecem saídas do Demux $D_{15} \dots D_0$

2)



22) a) $\begin{matrix} '1' \text{ ou } '0' \\ + 4 \text{ bits } (a_3, a_2, a_1, a_0) \end{matrix}$





Solução: verificar o sinal de A (a_3 é op)
 se for 1, acrescenta 4 '1' à esquerda do
 MSB de A
 se for 0, acrescenta 4 '0' à esquerda do
 MSB de A

b) $\begin{matrix} 4 \text{ bits} \\ (a_7, a_6, \dots, a_2) \\ + 4 \text{ bits} \\ (a_3, a_2, \dots, a_0) \end{matrix}$

Solução: descartar os 4 dígitos LSB de A

Generalizando, basta utilizar n bits em a) e $2n$ bits em b)



25) Se somarmos ou subtrairmos números com sinais contrários nunca ocorrerá overflow ou underflow. Isto porque operandos com sinais contrários nunca podem ser maiores do que qualquer dos operandos. O overflow ocorre quando somarmos dois operando positivos e obtermos um resultado negativo, e vice-versa

